



# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

MAX6453-MAX6456

## General Description

The MAX6453–MAX6456 are low-power, dual-voltage μP supervisors featuring separate VCC reset and manual reset outputs. The dual outputs support both soft-system reset (interrupt) and hard-system reset (reboot) functions. The reset output asserts when any of the monitored voltages falls below its specified threshold and remains asserted for the reset timeout (140ms min) after all voltages exceed their respective reset thresholds. All devices are offered with nine factory-fixed reset thresholds for monitoring primary system voltages (VCC) from 1.8V to 5V and an adjustable reset input for monitoring a secondary system voltage down to 0.63V.

Each device has a manual reset input, a VCC reset output, and a manual reset output. The MAX6453/MAX6454 manual reset output asserts when the manual reset input is low. It remains asserted for the manual reset timeout period (140ms min) after the manual reset input transitions high. The MAX6453/MAX6354 manual reset input controls only the manual reset output and does not affect the VCC reset output.

The manual reset input of the MAX6455/MAX6456 controls both the manual reset and VCC reset outputs. When the manual reset input is low for less than 3.3s (typ), only the manual reset output asserts and remains asserted for the manual reset timeout period (140ms min) after the manual reset input transitions high. If the manual reset input is low for at least 3.3s (typ), the reset output also asserts and remains asserted for the reset timeout period (140ms min) after the manual reset input transitions high. This enhanced feature allows the implementation of a soft/hard-system reset combination.

The MAX6453/MAX6455 have active-low push-pull reset and manual reset outputs, and the MAX6454/MAX6456 have active-low open-drain reset and manual reset outputs. All devices are available in small SOT23-6 packages and are fully specified over the extended temperature range (-40°C to +85°C).

## Applications

- Set-Top Boxes
- Consumer Electronics
- DVD Players
- Modems
- MP3 Players
- Industrial Equipment
- Automotive
- Medical Devices

## Features

- ◆ Precision Factory-Set Reset Thresholds From 1.6V to 4.6V
- ◆ Adjustable Threshold to Monitor Voltages Down to 0.63V
- ◆ Manual Reset Input with Extended 3.36s Setup Period
- ◆ Immune to Short Voltage Transients
- ◆ Low 6μA Supply Current
- ◆ Guaranteed Valid Reset Down to VCC = 1.0V
- ◆ Active-Low  $\overline{\text{RESET}}$  (Push-Pull or Open-Drain) Outputs
- ◆ 140ms (min) Reset Timeout Period
- ◆ Small SOT Package


## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6453UT__S-T	-40°C to +85°C	6 SOT23-6
MAX6454UT__S-T	-40°C to +85°C	6 SOT23-6
MAX6455UT__S-T	-40°C to +85°C	6 SOT23-6
MAX6456UT__S-T	-40°C to +85°C	6 SOT23-6

**Note:** The “\_” is a placeholder for the threshold voltage level of the devices. A desired threshold level is set by the part number suffix found in Table 1. All devices are available in tape-and-reel only. There is a 2500-piece minimum order increment for standard versions (Table 2). Sample stock is typically held on standard versions only. Nonstandard versions require a minimum order increment of 10,000 pieces. Contact factory for availability.

Selector Guide appears at end of data sheet.

## Pin Configurations



# µP Supervisors with Separate VCC Reset and Manual Reset Outputs

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND)

V <sub>CC</sub> .....	-0.3V to +6V
Open-Drain RESET, MROUT .....	-0.3V to +6V
Push-Pull RESET, MROUT .....	-0.3V to (V <sub>CC</sub> + 0.3V)
MR, RSTIN .....	-0.3V to +6V
Input Current, All Pins .....	±20mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
6-Pin SOT23 (derate 8.7mW/°C above +70°C) .....	696mW

Operating Temperature Range .....	-40°C to +85°C
Junction Temperature .....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (soldering, 10s) .....	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 1.0V to 5.5V, T<sub>A</sub> = -40°C to +85°C, unless otherwise specified. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub>		1.0		5.5	V
V <sub>CC</sub> Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = 5.5V, no load		7	20	µA
		V <sub>CC</sub> = 3.6V, no load		6	16	
V <sub>CC</sub> Reset Threshold	V <sub>TH</sub>	46	4.50	4.63	4.75	V
		44	4.25	4.38	4.50	
		31	3.00	3.08	3.15	
		29	2.85	2.93	3.00	
		26	2.55	2.63	2.70	
		23	2.25	2.32	2.38	
		22	2.12	2.19	2.25	
		17	1.62	1.67	1.71	
		16	1.52	1.58	1.62	
Reset Threshold Tempco				60		ppm/°C
Reset Threshold Hysteresis				2 × V <sub>TH</sub>		mV
RSTIN Threshold	V <sub>TH-RSTIN</sub>	T <sub>A</sub> = 0°C to +85°C	0.615	0.630	0.645	V
		T <sub>A</sub> = -40°C to +85°C	0.610		0.650	
RSTIN Threshold Hysteresis	V <sub>HYST</sub>			2.5		mV
RSTIN Input Current	I <sub>RSTIN</sub>		-25		+25	nA
RSTIN to Reset Output Delay		V <sub>RSTIN</sub> falling at 1mV/µs		15		µs
Reset Timeout Period	t <sub>RP</sub>		140	210	280	ms
V <sub>CC</sub> to RESET Output Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 1mV/µs		20		µs
MR Minimum Setup Period (Pulse Width)	t <sub>MR</sub>	MR to MROUT	1			µs
MR Minimum Input Pulse		RESET asserted, MAX6455/MAX6456	2.24	3.36	4.48	s
MR Glitch Rejection				100		ns
MR to MROUT Delay				200		ns
Manual Reset Timeout Period	t <sub>MRP</sub>		140	210	280	ms

# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

**MAX6453-MAX6456**

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = 1.0V to 5.5V, T<sub>A</sub> = -40°C to +85°C, unless otherwise specified. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)







PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{MR}$ to V <sub>CC</sub> Pullup Impedance			25	50	75	kΩ
$\overline{RESET}$ , $\overline{MROUT}$ Output Low (Open Drain or Push-Pull)	V <sub>OL</sub>	V <sub>CC</sub> ≥ 1.00V, I <sub>SINK</sub> = 50μA, outputs asserted			0.3	V
		V <sub>CC</sub> ≥ 1.20V, I <sub>SINK</sub> = 100μA, outputs asserted			0.3	
		V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, outputs asserted			0.3	
		V <sub>CC</sub> ≥ 4.25V, I <sub>SINK</sub> = 3.2mA, outputs asserted			0.4	
$\overline{RESET}$ , $\overline{MROUT}$ Output High (Push-Pull)	V <sub>OH</sub>	V <sub>CC</sub> ≥ 1.80V, I <sub>SOURCE</sub> = 200μA, outputs deasserted	0.8 × V <sub>CC</sub>		V	
		V <sub>CC</sub> ≥ 3.15V, I <sub>SOURCE</sub> = 500μA, outputs deasserted	0.8 × V <sub>CC</sub>			
		V <sub>CC</sub> ≥ 4.75V, I <sub>SOURCE</sub> = 800μA, outputs deasserted	0.8 × V <sub>CC</sub>			
$\overline{RESET}$ , $\overline{MROUT}$ Output Open-Drain Leakage Current	I <sub>LKG</sub>	Outputs deasserted			1	μA
$\overline{MR}$ Input Low Voltage	V <sub>IL</sub>			0.3 × V <sub>CC</sub>		V
$\overline{MR}$ Input High Voltage	V <sub>IH</sub>		0.7 × V <sub>CC</sub>			V

**Note 1:** Devices production tested at 25°C. Overtemperature limits are guaranteed by design.


# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

## Typical Operating Characteristics


(VCC = 3.3V, TA = +25°C, unless otherwise noted.)



**MANUAL RESET TO MR $\overline{O}U$ T AND RESET DELAY (MAX6455/MAX6456)**



**VCC TO RESET DELAY**



# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

## Pin Description

**MAX6453-MAX6456**

PIN		NAME	FUNCTION
MAX6453 MAX6454	MAX6455 MAX6456		
1	—	$\overline{\text{RESET}}$	Active-Low Push-Pull or Open-Drain Output. $\overline{\text{RESET}}$ changes from high to low when VCC or RSTIN drops below its selected reset threshold. $\overline{\text{RESET}}$ remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. $\overline{\text{MR}}$ does not affect $\overline{\text{RESET}}$ output. For open-drain outputs, connect to an external pullup resistor.
—	1		Active-Low Push-Pull or Open-Drain Output. $\overline{\text{RESET}}$ changes from high to low when VCC or RSTIN drops below its selected reset threshold. $\overline{\text{RESET}}$ remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. $\overline{\text{RESET}}$ changes from high to low after $\overline{\text{MR}}$ input is held low for the 3.36s (typ) setup period and deasserts 140ms (min) after $\overline{\text{MR}}$ deasserts. For open-drain outputs, connect to an external pullup resistor.
2	2	GND	Ground
3	3	$\overline{\text{MROUT}}$	Manual Reset Push-Pull or Open-Drain Output. $\overline{\text{MROUT}}$ asserts immediately after $\overline{\text{MR}}$ is pulled low. $\overline{\text{MROUT}}$ remains low for 140ms (min) after $\overline{\text{MR}}$ is deasserted. For open-drain outputs, connect to an external pullup resistor.
4	4	VCC	VCC Voltage Input. Power supply and input for the primary microprocessor voltage reset monitor.
5	5	RSTIN	Reset Input. High-impedance input to the adjustable reset comparator. Connect RSTIN to the center point of an external resistor divider to set the threshold of the externally monitored voltage.
6	—	$\overline{\text{MR}}$	Manual Reset Input. Internal 50kΩ pullup to VCC. Pull $\overline{\text{MR}}$ low to immediately assert $\overline{\text{MROUT}}$ . $\overline{\text{MR}}$ does not affect $\overline{\text{RESET}}$ output.
—	6		Manual Reset Input. Internal 50kΩ pullup to VCC. Pull $\overline{\text{MR}}$ low to immediately assert $\overline{\text{MROUT}}$ . $\overline{\text{RESET}}$ changes from high to low after $\overline{\text{MR}}$ input is held low for the 3.36s (typ) setup period.

# μP Supervisors with Separate VCC Reset and Manual Reset Outputs




Figure 1. MAX6453/MAX6454 Timing Diagram

## Detailed Description

### Reset Output

The reset output is typically connected to the reset input of a microprocessor (μP). A μP's reset input starts or restarts the μP in a known state. The MAX6453–MAX6456 μP supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down and brownout conditions (see the *Typical Operating Circuit*).

$\overline{\text{RESET}}$  changes from high to low whenever the monitored voltage (RSTIN or VCC) drops below the reset threshold voltages. When VRSTIN and VCC exceed their respective reset threshold voltages,  $\overline{\text{RESET}}$  remains low for the reset timeout period, and then goes high.  $\overline{\text{RESET}}$  changes from high to low after  $\overline{\text{MR}}$  input is held low for the 3.36s (typ) setup period and deasserts 140ms (min) after MR deasserts.

$\overline{\text{RESET}}$  is guaranteed to be in the proper output logic state for VCC inputs  $\geq 1\text{V}$ . For applications requiring valid reset logic when VCC is less than 1V, see the *Ensuring a Valid  $\overline{\text{RESET}}$  Output Down to VCC = 0V* section.

### Manual Reset

The MAX6453/MAX6454 contain a manual reset output (MROUT) that asserts low immediately after driving MR low and remains low for the reset timeout period after MR goes high (Figure 1). The pushbutton manual reset has no effect on the  $\overline{\text{RESET}}$  output. MROUT output can be used to drive an NMI (nonmaskable interrupt) on the processor to save valuable data.

The MAX6455/MAX6456's MROUT is asserted immediately upon driving MR low. Driving MR low for longer than the 3.36s (typ) setup period asserts  $\overline{\text{RESET}}$ . When MR is deasserted, MROUT and  $\overline{\text{RESET}}$  remain asserted low for the reset timeout period after MR goes high (Figure 2).

### Adjustable Input Voltage (RSTIN)

The MAX6453–MAX6456 monitor the voltage on RSTIN using an adjustable reset threshold set with an external resistor voltage divider (Figure 3). Use the following formula to calculate the externally monitored voltage (VMON-TH):

$$V_{\text{MON-TH}} = V_{\text{TH-RSTIN}} \times (R1 + R2) / R2$$

where VMON\_TH is the desired reset threshold voltage and VTH-RSTIN is the reset input threshold (0.63V). Resistors R1 and R2 can have very high values to minimize current consumption due to low leakage currents. Set R2 to some conveniently high value (250kΩ, for example) and calculate R1 based on the desired reset threshold voltage, using the following formula:

$$R1 = R2 \times (V_{\text{MON-TH}} / V_{\text{TH}} - 1)\Omega$$




Figure 2. MAX6455/MAX6456 Timing Diagram

# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

MAX6453-MAX6456




Figure 3. Calculating The Monitored Threshold Voltages

## Applications Information

### Interrupt Before Reset

To minimize data loss and speed system recovery/test, many applications interrupt the processor or reset only portions of the system before a processor hard reset is asserted. The extended setup time of the MAX6455/MAX6456  $\overline{MR}$  input allows the same pushbutton (Figure 4) to control both the interrupt and hard reset functions. If the pushbutton is closed for less than 3.36s (typ), the processor is only interrupted ( $\overline{MROUT}$ ). If the system still does not respond properly, the pushbutton can be closed for the full extended setup period (3.36s typ) to hard reset the processor ( $\overline{RESET}$ ). If desired, connect a LED to the  $\overline{RESET}$  output to turn off (or on) to signify when the pushbutton is closed long enough for a hard reset (the same LED can be used as the front panel power-on display).

### Interfacing to Other Voltages for Logic Compatibility

The open-drain  $\overline{RESET}$  output can be used to interface to a μP with other logic levels. As shown in Figure 5, the open-drain output can be connected to voltages from 0 to 6V.

Generally, the pullup resistor connected to the  $\overline{RESET}$  connects to the supply voltage being monitored at the IC's VCC pin. However, some systems might use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply (Figure 5). Keep in mind that as the supervisor's VCC decreases toward 1V, so does the IC's ability to sink current at  $\overline{RESET}$  ( $\overline{RESET}$  is pulled high as VCC decays toward 0). The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.

### Ensuring a Valid $\overline{RESET}$ Down to VCC = 0V (Push-Pull $\overline{RESET}$ )

When VCC falls below 1V,  $\overline{RESET}$  current-sinking capabilities decline drastically. The high-impedance CMOS logic inputs connected to  $\overline{RESET}$  can drift to undetermined voltages. This presents no problem in most applications, because most μPs and other circuitry do not operate with VCC below 1V.

In applications where  $\overline{RESET}$  must be valid down to 0V, add a pulldown resistor between  $\overline{RESET}$  and GND for the push/pull outputs. The resistor sinks any stray leakage currents, holding  $\overline{RESET}$  low (Figure 6). The value of the pulldown resistor is not critical; 100kΩ is large enough not to load  $\overline{RESET}$  and small enough to pull  $\overline{RESET}$  to ground. The external pulldown cannot be used with the open-drain reset outputs.

### Transient Immunity

In addition to issuing a reset to the μP during power-up, power-down and brownout conditions, these supervisors are relatively immune to short duration falling transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the *Typical Operating Characteristics* section shows this relationship.

The area below the curves of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative going pulse applied to VCC, starting above the actual reset threshold ( $V_{TH}$ ) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient increases (VCC goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a VCC transient that goes 100mV below the reset threshold and lasts 20μs or less does not cause a reset pulse to be issued.

# μP Supervisors with Separate VCC Reset and Manual Reset Outputs




Figure 4. Interrupt Before Reset Application Circuit




Figure 5. Interfacing to Other Voltage Levels

## Functional Diagram





Figure 6. Ensuring  $\overline{\text{RESET}}$  Valid to  $V_{CC} = 0$





# μP Supervisors with Separate VCC Reset and Manual Reset Outputs

MAX6453-MAX6456

**Table 1. Reset Voltage Threshold**

PART NO. SUFFIX ( _ _ )	V <sub>CC</sub> NOMINAL VOLTAGE THRESHOLD (V)
46	4.625
44	4.375
31	3.075
29	2.925
26	2.625
23	2.313
22	2.188
17	1.665
16	1.575

**Table 2. Standard Versions Table**

PART	TOP MARK	PART	TOP MARK
<b>MAX6453</b> UT16S	ABOG	<b>MAX6455</b> UT16S	ABOL
MAX6453UT23S	ABOH	MAX6455UT23S	ABOM
MAX6453UT26S	ABOI	MAX6455UT26S	ABON
MAX6453UT29S	ABOJ	MAX6455UT29S	ABOO
MAX6453UT46S	ABOK	MAX6455UT46S	ABER
<b>MAX6454</b> UT16S	ABOP	<b>MAX6456</b> UT16S	ABES
MAX6454UT23S	ABEQ	MAX6456UT23S	ABOT
MAX6454UT26S	ABOQ	MAX6456UT26S	ABOU
MAX6454UT29S	ABOR	MAX6456UT29S	ABOV
MAX6454UT46S	ABOS	MAX6456UT46S	ABOW

## Selector Guide


PART	$\overline{\text{MR}}$ TO $\overline{\text{RESET}}$ DELAY	$\overline{\text{MR}}$ ASSERTION	$\overline{\text{MROUT}}$ AND $\overline{\text{RESET}}$ PUSH-PULL OUTPUT	$\overline{\text{MROUT}}$ AND $\overline{\text{RESET}}$ OPEN-DRAIN OUTPUT
MAX6453	—	$\overline{\text{MROUT}}$	✓	—
MAX6454	—	$\overline{\text{MROUT}}$	—	✓
MAX6455	3.36s	$\overline{\text{MROUT}}$ and $\overline{\text{RESET}}$	✓	—
MAX6456	3.36s	$\overline{\text{MROUT}}$ and $\overline{\text{RESET}}$	—	✓

\*Other timing options may be available. Contact factory for availability.

## Chip Information

TRANSISTOR COUNT: 1384  
PROCESS: BiCMOS


## Typical Operating Circuit



# µP Supervisors with Separate VCC Reset and Manual Reset Outputs

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 \_\_\_\_\_ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600